Address reference system for input/output control device

入出力制御装置のアドレス参照システム

Abstract

PROBLEM TO BE SOLVED: To improve the input/output processing by sharing address conversion information in a mutual input/output control device and effectively utilizing it. SOLUTION: Physical addresses which are address-converted by an input/ output control device 1 and an input/output control device 2 respectively are registered in physical address buffers 4 and 9 by input/output control devices 1 and 2, the physical addresses registered mutually by communication between address conversion control circuits 7 and 12 in each of input/output control devices 1 and 2 are referred to when address conversion is performed next time, and the address conversion is performed without accessing the main memory 26 to be executed at the address conversion circuits 3 and 8. COPYRIGHT: (C)2000,JPO
(57)【要約】 【課題】 アドレス変換情報を互いの入出力制御装置で 共有して有効に活用し、入出力処理を向上させる。 【解決手段】 同機能を持つ入出力制御装置1と入出力 制御装置2がそれぞれアドレス変換した物理アドレスを 入出力制御装置1,2毎に物理アドレスバッファ4,9 に登録しておき、次にアドレス変換するときに、各入出 力制御装置1,2内のアドレス変換制御回路7,12同 士の通信によって互いに登録している物理アドレスを参 照し、アドレス変換回路3,8で実行する主記憶26へ のアクセス無しにアドレス変換を行う。

Claims

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (0)

    Publication numberPublication dateAssigneeTitle

NO-Patent Citations (0)

    Title

Cited By (4)

    Publication numberPublication dateAssigneeTitle
    JP-2013109419-AJune 06, 2013Toshiba Corp, 株式会社東芝情報処理装置
    US-9268706-B2February 23, 2016Kabushiki Kaisha ToshibaInformation processing device including host device and semiconductor memory device having plurality of address conversion information
    US-9542117-B2January 10, 2017Kabushiki Kaisha ToshibaInformation processing device including host device and semiconductor memory device having a plurality of address conversion information
    US-9870155-B2January 16, 2018Toshiba Memory CorporationInformation processing device including host device and semiconductor memory device having a block rearrangement to secure free blocks